AI & ChatGPT searches , social queriess for SHA INSTRUCTION-SET
Search references for SHA INSTRUCTION-SET. Phrases containing SHA INSTRUCTION-SET
See searches and references containing SHA INSTRUCTION-SET!
Search references for SHA INSTRUCTION-SET. Phrases containing SHA INSTRUCTION-SET
See searches and references containing SHA INSTRUCTION-SET!SHA INSTRUCTION-SET
Extensions to the x86 instruction set architecture
A SHA instruction set is a set of extensions to the ARM, RISC-V and x86 instruction set architecture which support hardware acceleration of the Secure
SHA_instruction_set
Instruction set extensions accelerating AES operations
An Advanced Encryption Standard instruction set (AES instruction set) is a set of instructions that are specifically designed to perform AES encryption
AES_instruction_set
primitives, such as e.g. AES encryption, SHA hash calculation and random number generation. 6 new instructions. The SubBytes and ShiftRows steps of an
List of x86 cryptographic instructions
List_of_x86_cryptographic_instructions
Extension to the x86 instruction set
Carry-less Multiplication (CLMUL) is an extension to the x86 instruction set used by microprocessors from Intel and AMD which was proposed by Intel in
CLMUL_instruction_set
List of x86 microprocessor instructions
The x86 instruction set refers to the set of instructions that x86-compatible microprocessors support. The instructions are usually part of an executable
List_of_x86_instructions
Extension to the x86 instruction set
The FMA instruction set is an extension to the 128- and 256-bit Streaming SIMD Extensions instructions in the x86 microprocessor instruction set to perform
FMA_instruction_set
Set of cryptographic hash functions
of the same series of standards, SHA-3 is internally different from the MD5-like structure of SHA-1 and SHA-2. SHA-3 is a subset of the broader cryptographic
SHA-3
Family of RISC-based computer architectures
as arm) is a family of RISC instruction set architectures for computer processors. Arm Holdings develops the instruction set architecture and licenses them
Arm_architecture_family
Computer instruction set introduced by AMD in 2009
Operations) instruction set, announced by AMD on May 1, 2009, is an extension to the 128-bit SSE core instructions in the x86 and AMD64 instruction set for the
XOP_instruction_set
Computer instruction set architecture
Power ISA is a reduced instruction set computer (RISC) instruction set architecture (ISA) currently developed by the OpenPOWER Foundation, led by IBM
Power_ISA
Set of cryptographic hash functions
that are 224, 256, 384 or 512 bits: SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256. SHA-256 and SHA-512 are hash functions whose digests
SHA-2
X86 assembler
from JCXZ instruction group in 2.40. CLMUL instruction set: Added in 2.46.8, including pseudo-op forms of CLMUL. Hashing: SHA instruction set added in
Open_Watcom_Assembler
Bitwise ternary logic (3-way boolean function)
being happy to have one instruction to test rather than 256. Bit manipulation instruction set – Type of computer instructionsPages displaying short descriptions
Bitwise ternary logic instruction
Bitwise_ternary_logic_instruction
Extension to the x86 instruction set
CPUs, the additional instructions provide hardware-accelerated random number generation (RNG), Advanced Encryption Standard (AES), SHA-1, SHA256, and Montgomery
VIA_PadLock
Use of computer hardware to assist software in the process of data encryption
processor's instruction set. For example, the AES encryption algorithm (a modern cipher) can be implemented using the AES instruction set on the ubiquitous
Hardware-based_encryption
Topics referred to by the same term
selection test TEST (x86 instruction), short form for the TEST assembly instruction Tsim Sha Tsui, an urbanized area in Hong Kong Tsim Sha Tsui station, a railway
TST
64-bit extension of the ARM architecture
floating-point format Fully IEEE 754 compliant AES encrypt/decrypt and SHA-1/SHA-2 hashing instructions also use these registers A new exception system: Fewer banked
AArch64
Extensions to the x86 instruction set architecture
Advanced Matrix Extensions (Intel AMX), are extensions to the x86 instruction set architecture (ISA) for microprocessors from Intel designed to work
Advanced_Matrix_Extensions
Upcoming microprocessor family by Intel
'confident in the roadmap'". Tom's Hardware. "Intel® Architecture Instruction Set Extensions and Future Features" (PDF). Intel. November 10, 2025. v
Nova_Lake_(microprocessor)
Architectural instruction
The F16C (previously/informally known as CVT16) instruction set is an x86 instruction set architecture extension which provides support for converting
F16C
Family of x86 central processing units for personal computers
SIMD instructions execute in one clock. Implements MMX, SSE, SSE2, SSE3, SSSE3 multimedia instruction sets Implements SSE4.1 multimedia instruction set (VIA
VIA_Nano
Type of parallel processing
the hardware design) and it can be directly accessible through an instruction set architecture (ISA), but it should not be confused with an ISA. Such
Single instruction, multiple data
Single_instruction,_multiple_data
AMD 3-nanometre processor microarchitecture
server platform chips. The architecture is confirmed to introduce new instruction extensions, including AVX512_BMM, AVX_NE_CONVERT, AVX_IFMA, AVX_VNNI_INT8
Zen_6
Secure computing technology
of multiple components including Virtual Machine Extensions (VMX) instruction set architecture (ISA) extensions, a technology for memory encryption,
Trust_Domain_Extensions
Instructions for the x86 microprocessors
also known as Gesher New Instructions and then Sandy Bridge New Instructions) are SIMD extensions to the x86 instruction set architecture for microprocessors
Advanced_Vector_Extensions
Computer instruction for returning hardware-generated random numbers
support for the instruction in June 2015. RDRAND is available in Ivy Bridge processors and is part of the Intel 64 and IA-32 instruction set architectures
RDRAND
Central processing unit designed by Centaur Technology and sold by VIA Technologies
instructions. NX bit in PAE mode that prevents buffer overflow software bugs from being exploitable by viruses or attackers. Hardware support for SHA-1
VIA_C7
CPU microarchitecture
Supports SSE4.2 instruction set Supports Intel AESNI and PCLMUL instructions Supports Intel RDRAND and RDSEED instructions Supports Intel SHA extensions Supports
Goldmont_Plus
Instruction for x86 microprocessors
the x86 architecture, the CPUID instruction (identified by a CPUID opcode) is a processor supplementary instruction (its name derived from "CPU Identification")
CPUID
Family of instruction set architectures
as 80x86 or the 8086 family) is a family of complex instruction set computer (CISC) instruction set architectures initially developed by Intel, based on
X86
Topics referred to by the same term
Hijri calendar, the modern Iranian calendar An abbreviation for shilling Sha (Cyrillic), the letter ш, transliterated into English script as "sh" This
SH
Encrypted voice communication
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Secure_voice
Encryption and decryption tool consisting of two metal plates with alphabets
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Cipher_disk
CPU microarchitecture by Intel
including E-cores on Alder Lake Dedicated floating-point adders New instruction set extensions: PTWRITE User-mode wait (WAITPKG): TPAUSE, UMONITOR, UMWAIT
Golden_Cove
Cryptographic hash function
It is well suited to a bit slicing implementation using the SSE2 instruction set, giving speeds of 16.8 cycles per byte. Hash values of empty string
JH_(hash_function)
version 5) was a SIMD instruction set extension proposed by AMD on August 30, 2007 as a supplement to the 128-bit SSE core instructions in the AMD64 architecture
SSE5
1950s cipher machines by Crypto AG
pinwheels. In the C-52 version, these six wheels are chosen from a possible set of 12, with the number of pins on each wheel being 25, 26, 29, 31, 34, 37
C-52_(cipher_machine)
Series of instructional books
Draw Manga (Japanese: マンガの描き方) is a series of instructional books on drawing manga published by Graphic-sha and written by a variety of authors. Originally
How_to_Draw_Manga
Intel CPU microarchitecture launched in 2019
frequencies for longer Hardware acceleration for SHA operations (Secure Hash Algorithms) New AVX-512 instruction subsets: VPOPCNTDQ VBMI2 BITALG VPCLMULQDQ
Sunny Cove (microarchitecture)
Sunny_Cove_(microarchitecture)
WWII-era Allied cipher system
1100(C), Operating Instructions for ECM Mark 2 (CSP 888/889) and CCM Mark 1 (CSP 1600), May 1944, [1]. Crypto-Operating Instructions for ASAM 1, 1949,
Combined_Cipher_Machine
Microarchitecture by AMD
independent instruction decoders for each core within a module, 25% more of the maximum width dispatches per thread, better instruction schedulers, improved
Steamroller (microarchitecture)
Steamroller_(microarchitecture)
Japanese manga series
Shogakukan's Big Comic magazine on 1968, later serialized in Jitsugyo no Nihon Sha's Manga Sunday magazine from 1969 to 1971. It was again re-released as "The
The_Laughing_Salesman
CPU microarchitecture by Intel
Eight-way-associative 64 KB instruction cache Eight-way-associative 32 KB data cache New on-demand instruction-length decoder Instruction issue increased to five
Gracemont_(microarchitecture)
Encrypted telephone system
and the KY-68 tactical system. STE sets are backwards compatible with STU-III phones, but not with KY-68 sets. STE sets look like ordinary high-end office
Secure_Terminal_Equipment
Cipher machines used by the German Army during World War II
series of cams (or "pins") around their circumference. These cams could be set in a raised (active) or lowered (inactive) position. In the raised position
Lorenz_cipher
CPU microarchitecture by Intel
core) Larger L3 caches (3 MB per core from 2 MB per core) A new AVX-512 instruction: Vector Pair Intersection to a Pair of Mask Registers, VP2INTERSECT Control
Willow_Cove
World War II German cipher machine and teleprinter
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Siemens_and_Halske_T52
Toy lenses for Nikon SLR cameras
Lenses 'Gyogyotto 20']. ShaSha (in Japanese). Retrieved 31 July 2024. Shene, Ching-Kuang (May 22, 2014). "Nikon Fun Fun Lens Set". Michigan Technical University
Nikon_Amusing_Lenses
Intel processor family
Cannon Lake CPUs are the first mainstream CPUs to support the AVX-512 instruction set. Prior to Cannon Lake's launch, Intel launched another 14 nm process
Cannon_Lake_(microprocessor)
1930s invention by Swede Boris Hagelin
Texts with Partial Key". Cryptologia. 14 (2): 162–168. doi:10.1080/0161-119091864869. Photos of the C-35/C-36 and its instruction manual at jproc.ca
C-36_(cipher_machine)
Telephone that provides encrypted calls
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Secure_telephone
Family of voice encryption devices
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
VINSON
British cipher machine
with the same number of notches. Normally five slugs were chosen from a set of ten. On some models, operators could achieve a speed of 20 words a minute
Typex
Secure voice module
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
KY-58
Allied codename for Nazi German teleprinter stream ciphers
Masters — shift-leader Max Newman — mathematician and codebreaker who later set up the Newmanry Denis Oswald — linguist and senior codebreaker Jerry Roberts
Fish_(cryptography)
US standard for secure communications
encryption and a signalling plan for voice, data and multimedia applications. To set up a secure call, a new Traffic Encryption Key (TEK) must be negotiated.
Secure Communications Interoperability Protocol
Secure_Communications_Interoperability_Protocol
Secure voice terminal
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
ANDVT
Microarchitecture by AMD
markets was also produced. Excavator added hardware support for new instructions such as AVX2, BMI2 and RDRAND. Excavator is designed using High Density
Excavator_(microarchitecture)
Rotor encryption machine
removable, and it was common to have a second basket and set of rotors, allowing the rotors to be set up prior to key change. The old basket could then be
KL-7
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Controlled_Cryptographic_Item
CPU socket for AMD CPUs
instruction set TeraScale instruction set GCN instruction set RDNA instruction set TeraScale instruction set GCN instruction set RDNA instruction set
Socket_FM1
CPU socket for AMD CPUs
instruction set TeraScale instruction set GCN instruction set RDNA instruction set TeraScale instruction set GCN instruction set RDNA instruction set
Socket_FM2
Electro-mechanical encryption machine
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Hebern_rotor_machine
Secure speech system
cryptographic key, consisting of a series of random values from the same set of six levels, was subtracted from each sampled voice amplitude value to
SIGSALY
American cipher machine
Crypto-Operating Instructions for ASAM 1, 1949, [1] Archived 2010-12-03 at the Wayback Machine. CSP 1100(C), Operating Instructions for ECM Mark 2 (CSP
SIGABA
Computer architecture bit width
extensions to the 256-bit Advanced Vector Extensions SIMD instructions for x86 instruction set architecture proposed by Intel in July 2013, and released
512-bit_computing
CPU socket for laptop AMD CPUs
instruction set TeraScale instruction set GCN instruction set RDNA instruction set TeraScale instruction set GCN instruction set RDNA instruction set
Socket_FS1
ARM- and RISC-V-architecture microcontroller by the Raspberry Pi Foundation
Dual ARM Cortex-M33F (ARMv8-M instruction set). Includes DSP instructions, single-precision (SP) floating-point instructions, and a simplified double-precision
RP2350
Rotor cipher machine
one is an electrical reflector (like the Enigma's Umkehrwalze) with one set of 26 pairwise cross connected contacts; and the remaining five are "drive
NEMA_(machine)
Microprocessor brand name by Intel
Intel Atom is a line of IA-32 and x86-64 instruction set ultra-low-voltage processors by Intel Corporation designed to reduce electric consumption and
Intel_Atom
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
BID_610
Family of wideband secure voice systems
mechanical key loader (KYK-28) that had a matching matrix of pins that could be set to different heights as instructed by a key list. The key loader was pushed
NESTOR_(encryption)
Soviet cipher machine
commutator consists of two sets of 30 contact strips set at right angles to each other. A punched card is placed between the two sets of contacts via a door
Fialka
Intel microprocessor released in 2021
(instructions-per-clock) DL Boost (low-precision arithmetic for Deep Learning) and AVX-512 instructions Compared to its predecessors, SGX instruction set
Rocket_Lake
Computer architecture bit width
256-bit, or higher. CPUs feature SIMD instruction sets (Advanced Vector Extensions and the FMA instruction set etc.) where 256-bit vector registers are
256-bit_computing
supported by Esther (C5J) x86 (no x86-64) First VIA processor with x86-64 instruction set See List of Nano microprocessors Announced 2019. Discontinued in 2021
List of VIA microprocessor cores
List_of_VIA_microprocessor_cores
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
KW-26
Encryption tool used to perform a transposition cipher
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Classical cryptography Ciphers
Scytale
Secure telephone
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Navajo_I
English NHS administrative body
Strategic health authorities (SHA) were part of the structure of the National Health Service in England between 2002 and 2013. Each SHA was responsible for managing
Strategic_health_authority
US cryptographic equipment
Proc's page on the M-94 Pictures of the M-94 Archived 2017-12-24 at the Wayback Machine Instructions for the Cylindrical Cipher Device, U.S. Navy, 1926
M-94_(cipher_machine)
Proposed extension to x86-64 instruction set architecture
Synchronization Facility (ASF) is a proposed extension to the x86-64 instruction set architecture that adds hardware transactional memory support. It was
Advanced Synchronization Facility
Advanced_Synchronization_Facility
Encryption device
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
KG-84
Advanced rotor machine by Boris Hagelin
reentry), which increased its security exponentially. The machine could be set up in around 10600 different configurations. William Friedman, the first
HX-63
Telephone
however). When a call is placed to another STU-III unit that is properly set up, one caller can ask the other to initiate secure transmission. They then
STU-III
CPU socket for laptop AMD CPUs
instruction set TeraScale instruction set GCN instruction set RDNA instruction set TeraScale instruction set GCN instruction set RDNA instruction set
Socket_FM2+
Series of microprocessors
of the chip's features: Ethernet, Token Ring, AXis - Code Reduced Instruction Set. Token Ring support has been taken out from the latest chips as it
ETRAX_CRIS
Series of microprocessors by AMD
regarding power requirement and performance, such as support for newer x86-instructions, a higher IPC count, a CC6 power state mode and clock gating. Kabini
AMD_APU
receiver ever got out of sync, say due to a power failure, an operator had to set the current hour and minute on dials on the front panel. The KWR-37 would
KW-37
1988 film by Yoshiyuki Tomino
Senshi Gandamu Gyakushū no Shā) is a 1988 Japanese anime science fiction film directed and written by Yoshiyuki Tomino. It is set in the Universal Century
Mobile Suit Gundam: Char's Counterattack
Mobile_Suit_Gundam:_Char's_Counterattack
American cryptography machine
Converter M-325(T), Cryptologia 1, 1977, pp143–149. Operating and Keying Instructions for Converter M-325(T) Headquarters, Army Security Agency, July 1948
M-325
Secure telephone
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
STU-I
Japanese diplomatic code named Purple by the US
commonly used at the time in telephone switching systems. Each layer has a set of electrical connects, 25 in the Type B, arranged in a semicircular arc
Type_B_Cipher_Machine
Intel microprocessor series released in 2026
FCBGA 2540 Instructions and architecture Instructions set x86-64 Instructions x86, IA-32, x86-64 Extensions SSE4, AVX, AVX2, AVX-VNNI, AVX-IFMA AES-NI, SHA-NI
Panther_Lake_(microprocessor)
Line of Intel server and workstation processors
complex set of internal timing conditions and system events, software using the Intel TSX (Transactional Synchronization Extensions) instructions may observe
Xeon
CPU socket for laptop AMD CPUs
instruction set TeraScale instruction set GCN instruction set RDNA instruction set TeraScale instruction set GCN instruction set RDNA instruction set
Socket_FT3
2020 family of multi-core microprocessors by IBM
such as AES and SHA-3. Increased clock gating and reworked microarchitecture at every stage, together with the fuse/prefix instructions enabling more work
Power10
Family of archive file formats used by 7-Zip
a user-supplied passphrase using an algorithm based on the SHA-256 hash function. The SHA-256 is executed 219 (524288) times, which causes a significant
7z
Device for encryption and decryption
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Kryha
British cipher machine
KL-51 Noreen Red Purple Pinwheel Rockex Computer hardware AES instruction set Intel SHA extensions IBM 4758 IBM 4764 v t e Cryptography General History
Mercury_(cipher_machine)
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
Boy/Male
Arabic, Muslim
Education; Instruction
Boy/Male
Indian
Instruction
Male
English
 Variant spelling of English unisex Shea, possibly SHAY means "hawk-like." Compare with another form of Shay.
Boy/Male
Australian, Hebrew, Irish, Jewish
Courteous; Gift; Similar to Shea
Male
English
 Variant spelling of English Chad, possibly SHAD means "battle." Compare with another form of Shad.
Female
Hindi/Indian
(आशा) Hindi name ASHA means "hope."
Male
Hindi/Indian
(ईश) Hindi name ISHA means "master, lord."Â
Boy/Male
Arabic
Guidance; Instruction
Female
Hindi/Indian
(à¤à¤·à¤¾) Hindi name ESHA means "desire."
Boy/Male
Muslim
Shah. King.
Boy/Male
Haryanvi, Hindu, Indian, Kannada, Modern
Any; Luck; Good
Girl/Female
Hindu, Indian, Kannada, Modern, Sanskrit, Tamil, Telugu
Natural; Goddess Durga; Form of Shakshi / Shatvika
Female
English
 Anglicized form of Welsh Siân, SHAN means "God is gracious." Compare with another form of Shan.
Boy/Male
Arabic, Farsi, Iranian, Muslim
Guidance; Instruction
Boy/Male
Muslim/Islamic
Instruction
Boy/Male
Muslim
Instruction
Boy/Male
Australian, Chinese, Irish
Courteous; Similar to Shea
Male
Hebrew
 Variant spelling of Aramaic/Hebrew Shai, SHAY means "gift." Compare with another form of Shay.
Female
English
Variant spelling of English unisex Shea, possibly SHAY means "hawk-like."Â
Female
English
Feminine variant spelling of English unisex Shea, probably SHAE means "hawk-like."Â
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
Boy/Male
American, British, English, Latin
To Endure; Contemporary Phonetic Variant of Dante; Enduring
Girl/Female
American, Australian, German, Irish
Little Red-haired One; Flowering Tree with Red Berries
Biblical
Asia muddy; boggy
Boy/Male
Danish, German, Swedish
Strong; Noble
Girl/Female
Indian, Tamil
Intelligent and Beautiful
Boy/Male
Indian
Sun
Boy/Male
Gujarati, Hindu, Indian, Kannada, Malayalam, Marathi, Telugu
Friendly
Male
Hindi/Indian
Variant form of Hindi Vasu, BASU means "dweller."
Surname or Lastname
German and Dutch
German and Dutch : from a short form of the personal name Rippert, composed of the elements rīc ‘power’ + berht ‘bright’, ‘famous’.English : topographic name for someone who lived by a strip of woodland, an unattested Old English word rip, or a habitational name from Ripe in East Sussex, named with this word.
Boy/Male
English
Lives in the forest.
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
SHA INSTRUCTION-SET
a.
Of, pertaining to, or conveying, preliminary instruction; introductory to any art or science; instructing beforehand.
a.
Fitted or intended to teach; conveying instruction; preceptive; instructive; teaching some moral lesson; as, didactic essays.
a.
Conveying knowledge; serving to instruct or inform; as, experience furnishes very instructive lessons.
n.
Want of discipline or instruction.
n.
The destruction of one's self; self-murder; suicide.
v. t.
To prepare for public examination by private instruction; to train by special instruction.
n.
The act of instructing, teaching, or furnishing with knowledge; information.
a.
Pertaining to, or promoting, instruction; educational.
n.
The money paid for instruction; the price or payment for instruction.
n.
Instruction; doctrine.
n.
Instruction; education.
n.
The act or business of instructing; also, that which is taught; instruction.
n.
Direction; order; command.
n.
That which instructs, or with which one is instructed; the intelligence or information imparted
n.
Advice; warning; instruction.
n.
Precept; information; teachings.
n.
Wrong or improper instruction.
n.
Teaching; instruction.
n.
Compensation for instruction; price or reward paid to an instructor for teaching pupils.