AI & ChatGPT searches , social queriess for MEMORY LEVEL-PARALLELISM
Search references for MEMORY LEVEL-PARALLELISM. Phrases containing MEMORY LEVEL-PARALLELISM
See searches and references containing MEMORY LEVEL-PARALLELISM!
Search references for MEMORY LEVEL-PARALLELISM. Phrases containing MEMORY LEVEL-PARALLELISM
See searches and references containing MEMORY LEVEL-PARALLELISM!MEMORY LEVEL-PARALLELISM
Computer architecture feature
In computer architecture, memory-level parallelism (MLP) is the ability to have pending multiple memory operations, in particular cache misses or translation
Memory-level_parallelism
Ability of computer instructions to be executed simultaneously with correct results
Instruction-level parallelism (ILP) is the parallel or simultaneous execution of a sequence of instructions in a computer program. More specifically,
Instruction-level_parallelism
Loop-level parallelism is a form of parallelism in software programming that is concerned with extracting parallel tasks from loops. The opportunity for
Loop-level_parallelism
Form of parallelization of computer code
Task parallelism (also known as function parallelism and control parallelism) is a form of parallelization of computer code across multiple processors
Task_parallelism
Programming paradigm in which many processes are executed simultaneously
different forms of parallel computing: bit-level, instruction-level, data, and task parallelism. Parallelism has long been employed in high-performance
Parallel_computing
Interface used for connecting storage devices
Express allows host hardware and software to fully exploit the levels of parallelism possible in modern SSDs. As a result, NVM Express reduces I/O overhead
NVM_Express
Parallelization across multiple processors in parallel computing environments
Data parallelism is parallelization across multiple processors in parallel computing environments. It focuses on distributing the data across different
Data_parallelism
Abstraction of parallel computer architecture
performing it. Two examples of implicit parallelism are with domain-specific languages where the concurrency within high-level operations is prescribed, and with
Parallel_programming_model
Central computer component that executes instructions
CPUs devote a lot of semiconductor area to caches and instruction-level parallelism to increase performance and to CPU modes to support operating systems
Central_processing_unit
Hardware cache of a central processing unit
last-level cache (LLC). Additional techniques are used for increasing the level of parallelism when LLC is shared between multiple cores, including slicing it into
CPU_cache
Measure of the amount of work needed to perform a computing task
synchronization overhead. Fine-grained parallelism is best exploited in architectures which support fast communication. Shared memory architecture which has a low
Granularity (parallel computing)
Granularity_(parallel_computing)
the processor; nevertheless, scouting provides speedup because memory level parallelism (MLP) is increased. The cache lines brought into the cache hierarchy
Hardware_scout
Topics referred to by the same term
Flores Magón in 1905, in opposition to the rule of Porfirio Díaz Memory-level parallelism, a computer architecture feature Meridian Lossless Packing, a lossless
MLP
Sixth-generation x86 microprocessor by Intel
a time (up to 4), reducing cache-miss penalties; an example of memory-level parallelism (MLP). These properties combined to produce an L2 cache that was
Pentium_Pro
dependence is. Memory-level parallelism Memory disambiguation Moshovos, A.; Sohi, G. S. (1997). "Streamlining Inter-Operation Memory Communication via
Memory_dependence_prediction
Form of non-volatile memory used in computers and other electronic devices
drives and flash memory products for higher end mobile devices. On a technical level the gains have been achieved by increasing parallelism both in controller
Read-only_memory
Physical components of a computer
able to implement data parallelism, thread-level parallelism and request-level parallelism (both implementing task-level parallelism). Microarchitecture
Computer_hardware
Method of CPU communication
Memory-mapped I/O (MMIO) and port-mapped I/O (PMIO) are two complementary methods of performing input/output (I/O) between the central processing unit
Memory-mapped I/O and port-mapped I/O
Memory-mapped_I/O_and_port-mapped_I/O
Hardware
the instruction-level parallelism (ILP) and how much of it can be overlapped with other cache misses due to memory-level parallelism. If we ignore both
Cache performance measurement and metric
Cache_performance_measurement_and_metric
Processing data technology
lower access latency, greater memory bandwidth, and hardware parallelism. A range of in-memory products provides the ability to connect to existing data
In-memory_processing
differ in the level of locality of reference and drastically affect cache performance, and also have implications for the approach to parallelism and distribution
Memory_access_pattern
Computing technique used to achieve parallelism
term that has been used to refer to computational models for exploiting parallelism whereby multiple processors cooperate in the execution of a program in
Single_program,_multiple_data
Process logic used to control access to shared memory locations
Towards transactional memory semantics for C++ by Tatiana Shpeisman et al in Proceedings of the twenty-first annual symposium on Parallelism in algorithms and
Memory_semantics_(computing)
Multi-paradigm system programming language
import std.parallelism : taskPool; /* On Intel i7-3930X and gdc 9.3.0: * 5140ms using std.algorithm.reduce * 888ms using std.parallelism.taskPool.reduce
D_(programming_language)
Computer hardware technology that uses quantum mechanics
with a quantum state in superposition, sometimes referred to as quantum parallelism. Peter Shor built on these results with his 1994 algorithm for breaking
Quantum_computing
Set of techniques employed by microprocessors
violated. They also eliminate spurious memory dependencies and allow for greater instruction-level parallelism by allowing safe out-of-order execution
Memory_disambiguation
Open standard for parallelizing
Interface (MPI), such that OpenMP is used for parallelism within a (multi-core) node while MPI is used for parallelism between nodes. There have also been efforts
OpenMP
Executing several computations during overlapping time periods
Haskell Concurrent Collections (CnC) – achieves implicit parallelism independent of memory model by explicitly defining flow of data and control Concurrent
Concurrent_computing
Visual performance model
of memory. An example roofline model with added in-core ceilings, where the two added ceilings represent the lack of instruction level parallelism and
Roofline_model
Method of improving instruction-level parallelism
instruction pipelining is a technique for implementing instruction-level parallelism within a single processor. Pipelining attempts to keep every part
Instruction_pipelining
CPU that implements instruction-level parallelism within a single processor
multiple-issue processor) is a CPU that implements a form of parallelism called instruction-level parallelism within a single processor. In contrast to a scalar
Superscalar_processor
Set of computers configured in a distributed computing system
introduced internal parallelism via vector processing. While early supercomputers excluded clusters and relied on shared memory, in time some of the
Computer_cluster
Sequence in computer science
span and more parallelism but is not work-efficient. The second is work-efficient but requires double the span and offers less parallelism. These are presented
Prefix_sum
Computer memory access architecture
Aggressive Uniprocessor Parallelism". clemson.edu. Retrieved 2013-12-07. Dale Adams on Interleaved Memory on Centris 650 & Quadra 800 Memory Systems and Pipelined
Interleaved_memory
Component of computer engineering
faster rate than that of off-chip memory. One barrier to achieving higher performance through instruction-level parallelism stems from pipeline stalls and
Microarchitecture
Computer storage device with no moving parts
Zhang, Xiaodong (2011). "Essential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing". 2011
Solid-state_drive
Standard for miniature computer expansion cards
enhanced parallelism of PCI Express SSDs, and complementing the parallelism of contemporary CPUs, platforms and applications. At a high level, primary
M.2
64-bit extension of the ARM architecture
builds on SVE's scalable vectorization for increased fine-grain Data Level Parallelism (DLP) to allow more work done per instruction. SVE2 aims are stated
AArch64
Random-access memory with processing elements integrated on the same chip
approaches. Subarray-level approaches process data inside each subarray. The Subarray-level approaches provide the highest access parallelism but often perform
Computational_RAM
Efficiency improving technique for superscalar CPUs
exploiting thread-level parallelism (TLP). Superscalar means executing multiple instructions at the same time while thread-level parallelism (TLP) executes
Simultaneous_multithreading
Improving the efficiency of software
total memory usage during the process. On the other hand, platform-dependent techniques involve instruction scheduling, instruction-level parallelism, data-level
Program_optimization
Type of concurrency control mechanism
access to shared memory in concurrent computing. Transactional memory systems provide high-level abstraction as an alternative to low-level thread synchronization
Transactional_memory
Register that stores where in a program a processor is executing
complicated by instruction-level parallelism and out-of-order execution. By default, a processor fetches instructions sequentially from memory, but a control transfer
Program_counter
Image that exploits graphical similarities between two or more distinct images
Additionally, the smaller regions of texture in an image are likely the figure. Parallelism is another way to disambiguate the figure of an image. The orientation
Ambiguous_image
GPU microarchitecture by Nvidia
area. Programmability aim was achieved with Kepler's Hyper-Q, Dynamic Parallelism and multiple new Compute Capabilities 3.x functionality. With it, higher
Kepler_(microarchitecture)
Computer component
the CPU cache, between CPU cache and the main memory or between the different levels of the multi-level cache. The majority of desktop, laptop, and server
Translation_lookaside_buffer
Data processing chain
mid-level PC using distributed processing in this fashion can handle the building and running of big data pipelines. Dataflow Throughput Parallelism Instruction
Pipeline_(computing)
Message-passing system for parallel computers
multithreaded, or even thread-safe. MPI-3 adds the ability to use shared-memory parallelism within a node. Implementations of MPI such as Adaptive MPI, Hybrid
Message_Passing_Interface
degree of parallelism to classify various computer architecture. It is based on sequential and parallel operations at a bit and word level. The maximum
Feng's_classification
Component of a computer process
Passing Interface (MPI)). Some languages are designed for sequential parallelism instead (especially using GPUs), without requiring concurrency or threads
Thread_(computing)
Speed web pages are downloaded and displayed
instead of ordered and blocked can therefore use one connection for parallelism uses header compression to reduce overhead allows servers to "push" responses
Web_performance
GPU microarchitecture by AMD
two shader instructions can be executed per clock cycle under certain parallelism conditions. Unified shaders : Texture mapping units : Render output units :
RDNA_3
Python library for parallel computing
on the constituent DataFrames in a manner that reduces memory footprint and increases parallelism through sharing and deleting of intermediate results.
Dask_(software)
Computer memory architecture
computer science, distributed shared memory (DSM) is a form of memory architecture where physically separated memories can be addressed as a single shared
Distributed_shared_memory
American semiconductor company
with 13.6 million cores for natural-language processing. It uses data parallelism to train. In October 2022, Sandia National Laboratories of the National
Cerebras_Systems
Series of GPUs by Nvidia
GeForce 700 series card also support DirectX 12.0 with feature level 11_0. Dynamic parallelism ability is for kernels to be able to dispatch other kernels
GeForce_700_series
Software framework for heterogeneous computing systems
MF, Sobel, SRAD, and GMEAN. Asymmetric multiprocessing Instruction-level parallelism (ILP) Parallel computing Simultaneous multithreading Superscalar processor
Simultaneous and heterogeneous multithreading
Simultaneous_and_heterogeneous_multithreading
Model that describes the programmable interface of a computer processor
(EPIC) architectures. These architectures seek to exploit instruction-level parallelism with less hardware than RISC and CISC by making the compiler responsible
Instruction_set_architecture
Computer architecture to aid parallelism
type of instruction set architecture designed to exploit instruction-level parallelism (ILP) by explicitly specifying, in advance, which instructions execute
Very_long_instruction_word
Scientific visualization software
libraries. ParaView is an application designed for data parallelism on shared-memory or distributed-memory multicomputers and clusters. It can also be run as
ParaView
Register in a computer's CPU
A memory buffer register (MBR) or memory data register (MDR) is the register in a computer's CPU that stores the data being transferred to and from the
Memory_buffer_register
Computer runtime parallelization technique
Software-based Speculative Parallelism (PDF). FDDO-3. pp. 1–10. Chen, Michael K.; Olukotun, Kunle (1998). "Exploiting Method-Level Parallelism in Single-Threaded
Speculative_multithreading
Instructions directly executable by a computer
particular memory boundaries, such as the architecture's word boundary. An instruction set needs to execute the circuits of a computer's digital logic level. At
Machine_code
Processor with instructions capable of multi-step operations
examples of this. The frequent memory accesses for operands of a typical CISC machine may limit the instruction-level parallelism that can be extracted from
Complex instruction set computer
Complex_instruction_set_computer
Security-related instruction code processor extension
processing units (CPUs). They allow user-level and operating system code to define protected private regions of memory, called enclaves. SGX is designed to
Software_Guard_Extensions
Classification of computer architectures
exploits no parallelism in either the instruction or data streams. Single control unit (CU) fetches a single instruction stream (IS) from memory. The CU then
Flynn's_taxonomy
Compiler backend for multiple programming languages
This implements a suite of cache-locality optimizations as well as auto-parallelism and vectorization using a polyhedral model. llvm-libc is an incomplete
LLVM
Combinational digital circuit
the machine instruction) or from memory. The ALU result may be written to any register in the register file or to memory. In integer arithmetic computations
Arithmetic_logic_unit
Microprocessor with more than one processing unit
other methods are used to improve CPU performance. Some instruction-level parallelism (ILP) methods such as superscalar pipelining are suitable for many
Multi-core_processor
C++ programming library
Processor Parallelism (Paperback ed.), Sebastopol: O'Reilly Media, ISBN 978-0-596-51480-8 Voss, M. (October 2006), Demystify Scalable Parallelism with Intel
Threading_Building_Blocks
Software that manages computer hardware resources
concurrency is switching between processes. Many computers have multiple CPUs. Parallelism with multiple threads running on different CPUs can speed up a program
Operating_system
Operating system designed to operate on multiple systems over a network computer
distills to a balance between process parallelism and IPC.[citation needed] Managing the task granularity of parallelism in a sensible relation to the messages
Distributed_operating_system
Supercomputer designed by Tesla
instruction-level parallelism, and includes simultaneous multithreading (SMT). It doesn't support virtual memory and uses limited memory protection mechanisms
Tesla_Dojo
Higher-level programming standard for heterogeneous computing
Aksel; Heuveline, Vincent (2024-04-08). "AdaptiveCpp Stdpar: C++ Standard Parallelism Integrated into a SYCL Compiler". Proceedings of the 12th International
SYCL
Computer scientist
dissertation, Transformation-based Implementation of Nested Data Parallelism for Distributed Memory Machines, was supervised by Stefan Jähnichen [de]. She became
Gabriele_Keller
British-born Nigerian computer scientist
Science at Stanford University and the director of the Stanford Pervasive Parallelism Lab. Olukotun is known as the “father of the multi-core processor”, and
Kunle_Olukotun
Chinese artificial intelligence company
various forms of parallelism such as Data Parallelism (DP), Pipeline Parallelism (PP), Tensor Parallelism (TP), Experts Parallelism (EP), Fully Sharded
DeepSeek
Design of high-performance computers
pioneered by Seymour Cray relied on compact innovative designs and local parallelism to achieve superior computational peak performance. However, in time
Supercomputer_architecture
Non-comparative lexicographical sorting algorithm
reaching memory bandwidth limit. This portion of the algorithm has data-independent parallelism. Processing each bin in subsequent recursion levels is data-dependent
Radix_sort
{\displaystyle P} processors and a two-level memory hierarchy. This memory hierarchy consists of a large external memory (main memory) of size N {\displaystyle N}
Parallel_external_memory
Programming abstraction
computing platform and programming model that higher level languages can use to exploit parallelism. In CUDA, the kernel is executed with the aid of threads
Thread block (CUDA programming)
Thread_block_(CUDA_programming)
API used in Microsoft DirectX for 3D rendering
the main goal of Direct3D 12 is to achieve "console-level efficiency" and improved CPU parallelism. Although Nvidia has announced broad support for Direct3D
Direct3D
Quantum Mechanics in Neural Networks
applications. The hope is that features of quantum computing such as quantum parallelism or the effects of interference and entanglement can be used as resources
Quantum_neural_network
announcements. Multi-core processors are intended to exploit a thread-level parallelism, identified by software. Hence, the most challenging task is to find
Binary Modular Dataflow Machine
Binary_Modular_Dataflow_Machine
Ability to execute a task in a non-serial manner
program level, which can use parallelism or time-slicing to perform these tasks. Programs may exhibit parallelism only, concurrency only, both parallelism and
Concurrency (computer science)
Concurrency_(computer_science)
Case in parallel computing
conventional vector machines, tries to find and exploit SIMD parallelism at the loop level. It consists of two major steps as follows. Find an innermost
Automatic_vectorization
Open-source data analytics cluster computing framework
Spark provides an interface for programming clusters with implicit data parallelism and fault tolerance. Originally developed at the University of California
Apache_Spark
2017 AMD 14-nanometer processor microarchitecture
Cutress, Ian. "AMD Zen Microarchiture Part 2: Extracting Instruction-Level Parallelism". Archived from the original on 2017-03-12. Retrieved 2017-03-10.
Zen_(first_generation)
List of programming languages types and the languages that meet its description
cross-platform Oz) P Pony Pict Python (through thread-based parallelism and process-based parallelism) Raku Rust Scala SequenceL SR V (Vlang) Unified Parallel
List of programming languages by type
List_of_programming_languages_by_type
Micro-electronic component
architectures, and are therefore highly amenable to exploiting instruction-level parallelism through parallel processing and superscalar execution. SP cores most
System_on_a_chip
Property of some operation(s) in concurrent programming
the cost of large numbers of locks against the benefits of increased parallelism. Another approach, favoured by researchers (but not yet widely used in
Linearizability
Algorithms which recursively solve subproblems
NUMA or virtual memory, as well as for multiple levels of cache: once a sub-problem is small enough, it can be solved within a given level of the hierarchy
Divide-and-conquer_algorithm
Type of computer architecture prominent in parallel computing
single processor, with performance gains achieved through thread-level parallelism. The most commercially recognized implementation was IBM's Cell microprocessor
Cellular_architecture
Computer memory management instruction
processing unit (GPUs) and Xeon Phi) use massive parallelism to achieve high throughput whilst working around memory latency (reducing the need for prefetching)
Cache_control_instruction
Ability of a CPU to provide multiple threads of execution concurrently
has become more popular as efforts to further exploit instruction-level parallelism have stalled since the late 1990s. This allowed the concept of throughput
Multithreading (computer architecture)
Multithreading_(computer_architecture)
Canceled SPARC microprocessor
Xerox Palo Alto Research Center (PARC) on thread-level parallelism, hardware scouting, and thread-level speculation. These multithreading technologies were
Rock_(processor)
AMD neural processing unit microarchitecture
tiles process data in parallel with minimal external memory access. This design leverages parallelism and data locality to optimize performance and power
AMD_XDNA
"hyperblock". Hyperblocks are designed to be able to easily run in parallel. Parallelism of modern CPU designs generally starts to plateau at about eight internal
Explicit_data_graph_execution
Routines for performing common linear algebra operations
cache memory that is much faster than main memory; keeping matrix manipulations localized allows better usage of the cache. In 1987 and 1988, the level 3
Basic Linear Algebra Subprograms
Basic_Linear_Algebra_Subprograms
Formula in computer architecture
{T}{O}}+{\frac {p}{s}}T.} It follows from Amdahl's law that the speedup due to parallelism is given by S latency ( O , s ) = T ( O ) T ( O , s ) = ( 1 − p ) 1 O
Amdahl's_law
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
Girl/Female
English American Greek
Melody.
Surname or Lastname
English
English : variant spelling of Revell.French : habitational name from any of the places so named, for example in Isère and Haute-Garonne.French and southern French : nickname from Old French, Occitan reveau ‘rebel’.
Surname or Lastname
English
English : variant of Embury or Emery.
Boy/Male
Yiddish
Dearly loved.
Male
English
Variant spelling of English Emery, EMORY means "work-power."
Surname or Lastname
English
English : variant spelling of Lovell.
Male
English
Variant spelling of English Lovell, LOVEL means "little wolf."
Boy/Male
Indian, Tamil
High Level
Surname or Lastname
Jewish
Jewish : variant spelling of Levy.English : variant spelling of Leavey.
Surname or Lastname
English (of Norman origin)
English (of Norman origin) : nickname for a fleet-footed or timid person, from Old French levre ‘hare’ (Latin lepus, genitive leporis). It may also have been a metonymic occupational name for a hunter of hares.English (of Norman origin) : topographic name for someone who lived in a place thickly grown with rushes, from Old English lǣfer ‘rush’, ‘reed’, ‘iris’. Compare Laver 3. Great and Little Lever in Greater Manchester (formerly in Lancashire) are named with this word (in a collective sense) and in some cases the surname may also be derived from these places.English (of Norman origin) : possibly from an unrecorded Middle English survival of an Old English personal name, Lēofhere, composed of the elements lēof ‘dear’, ‘beloved’ + here ‘army’.
Girl/Female
English American Welsh
Merry; mirthful; joyous. Also an abbreviation of Meredith.
Surname or Lastname
English
English : variant spelling of Emery.
Boy/Male
Shakespearean
King Richard III' Lord Lovel.
Male
Polish
Polish form of Greek Methodios, METODY means "method."
Female
English
English name derived from the vocabulary word, MELODY means "melody."
Male
Yiddish
(לֶעמְל) Yiddish name LEMEL means "little lamb; meek."
Surname or Lastname
Jewish (Ashkenazic)
Jewish (Ashkenazic) : variant spelling of Levin.English, North German, and Dutch : from the Germanic personal name represented by Old English Lēofwine, Saxon Liafwin, composed of the elements lēof ‘dear’, ‘beloved’ + wine ‘friend’.English and Scottish : habitational name from places called Leven in East Yorkshire, Fife, and Renfrew. The first is probably from a stream name, possibly derived from a Celtic word meaning smooth (as in Welsh llyfyn). The Scottish place name is from a Gaelic river name meaning ‘elm river’.Dutch and North German : from a Flemish saint’s name, Lefwin (Lieven), the patron saint of Ghent (see Lewin 2).
Surname or Lastname
English
English : from a late Old English personal name Lēofweald, composed of the elements lēof ‘dear’, ‘beloved’ + weald ‘power’, ‘rule’.French : variant spelling of Level.
Surname or Lastname
English
English : variant of Bevill.
Male
Japanese
(守) Japanese name MAMORU means "protector."
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
Girl/Female
Tamil
Mritheya | à®®à¯à®°à¯€à®¤à®¯à®¾
Having a lot of friends
Boy/Male
Arabic, Muslim
Given in a Trust; Spared for Welfare
Boy/Male
Indian, Sanskrit
Remainder
Boy/Male
Hindu
Very rich king, A Raga
Girl/Female
Arabic, Muslim
Women who Recognizes Islam
Boy/Male
Tamil
Causing prosperity, Lord Vishnu
Girl/Female
Indian
Diminutive of Nasiba, Noble
Girl/Female
Hindu, Indian
Exalted
Boy/Male
Hindu, Indian, Punjabi, Sikh
Clean; Pure
Boy/Male
Tamil
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
MEMORY LEVEL-PARALLELISM
a.
Well balanced; even; just; steady; impartial; as, a level head; a level understanding. [Colloq.]
n.
A measurement of the difference of altitude of two points, by means of a level; as, to take a level.
n.
Memory.
a.
Even; flat; having no part higher than another; having, or conforming to, the curvature which belongs to the undisturbed liquid parts of the earth's surface; as, a level field; level ground; the level surface of a pond or lake.
n.
A uniform or average height; a normal plane or altitude; a condition conformable to natural law or which will secure a level surface; as, moving fluids seek a level.
v. t.
To make level; to make horizontal; to bring to the condition of a level line or surface; hence, to make flat or even; as, to level a road, a walk, or a garden.
a.
Coinciding or parallel with the plane of the horizon; horizontal; as, the telescope is now level.
v. t.
To adjust or adapt to a certain level; as, to level remarks to the capacity of children.
n.
An approximately horizontal line or surface at a certain degree of altitude, or distance from the center of the earth; as, to climb from the level of the coast to the level of the plateau and then descend to the level of the valley or of the sea.
n.
The reach and positiveness with which a person can remember; the strength and trustworthiness of one's power to reach and represent or to recall the past; as, his memory was never wrong.
n.
A horizontal line or plane; that is, a straight line or a plane which is tangent to a true level at a given point and hence parallel to the horizon at that point; -- this is the apparent level at the given point.
v. t.
To bring to a lower level; to overthrow; to topple down; to reduce to a flat surface; to lower.
n.
The time within which past events can be or are remembered; as, within the memory of man.
n.
The actual and distinct retention and recognition of past ideas in the mind; remembrance; as, in memory of youth; memories of foreign lands.
n.
Alt. of Memoirs
v. i.
To be level; to be on a level with, or on an equality with, something; hence, to accord; to agree; to suit.
n.
Something, or an aggregate of things, remembered; hence, character, conduct, etc., as preserved in remembrance, history, or tradition; posthumous fame; as, the war became only a memory.
v. t.
Figuratively, to bring to a common level or plane, in respect of rank, condition, character, privilege, etc.; as, to level all the ranks and conditions of men.